


EXFILSTATE

*Automated Discovery of Timer-Free Cache
Side Channels on ARM CPUs*

Fabian Thomas, Michael Torres, Daniel Moghimi, Michael Schwarz




Where do you draw the line?






Where do you draw the line?






Where do you draw the line?






Where do you draw the line?





CPU Optimization: Cache

```
printf("%d", i);  
printf("%d", i);
```






CPU Optimization: Cache

```
printf("%d", i);
```

```
printf("%d", i);
```

Cache miss






CPU Optimization: Cache

```
printf("%d", i);
```

```
printf("%d", i);
```






CPU Optimization: Cache

```
printf("%d", i);
```

```
printf("%d", i);
```






CPU Optimization: Cache


```
printf("%d", i);
```

```
printf("%d", i);
```






CPU Optimization: Cache






CPU Optimization: Cache






CPU Optimization: Cache






CPU Optimization: Cache






CPU Optimization: Cache






CPU Optimization: Cache






Cache Attacks: Leaking User Input






Cache Attacks: Leaking User Input






Cache Attacks: Leaking User Input






Cache Attacks: Leaking User Input






Cache Attacks: Leaking User Input






Cache Attacks: Leaking User Input






Cache Attacks: Leaking User Input







Cache Attacks: Leaking User Input







Cache Attacks: Leaking User Input





Cache Attacks: Leaking User Input



- Goal: Find timerless cache state leakage oracle






- Goal: Find timerless cache state leakage oracle
- Architectural leakage (e.g., registers or memory)




- Goal: Find timerless cache state leakage oracle
- Architectural leakage (e.g., registers or memory)






- Goal: Find timerless cache state leakage oracle
- Architectural leakage (e.g., registers or memory)
- Automated approach





- Goal: Find timerless cache state leakage oracle
- Architectural leakage (e.g., registers or memory)
- Automated approach

→ Discovered 5 architectural cache state side channels





EXFILSTATE: Finding a Leak

- Generate random instruction sequence

```
LDXR    x2, [x0]  
STXR    x3, x4, [x0]
```




EXFILSTATE: Finding a Leak

cache

[x0]

[x1]


LDXR x2, [x0]

STXR **x3**, x4, [x0]

- Generate random instruction sequence
- Generate cache state




EXFILSTATE: Finding a Leak



- Generate random instruction sequence
- Generate cache state
- Prime **microarchitectural state**




EXFILSTATE: Finding a Leak



- Generate random instruction sequence
- Generate cache state
- Prime **microarchitectural state**
- Run sequence




EXFILSTATE: Finding a Leak



- Generate random instruction sequence
- Generate cache state
- Prime **microarchitectural state**
- Run sequence
- Collect **architectural state**




EXFILSTATE: Finding a Leak



- Generate random instruction sequence
- Generate cache state




EXFILSTATE: Finding a Leak



- Generate random instruction sequence
- Generate cache state
- Prime **microarchitectural state**




EXFILSTATE: Finding a Leak



- Generate random instruction sequence
- Generate cache state
- Prime **microarchitectural state**
- Run sequence




EXFILSTATE: Finding a Leak



- Generate random instruction sequence
- Generate cache state
- Prime **microarchitectural state**
- Run sequence
- Collect **architectural state**




EXFILSTATE: Finding a Leak



- Generate random instruction sequence
- Generate cache state
- Prime **microarchitectural state**
- Run sequence
- Collect **architectural state**
- Compare to reference state



EXFILSTATE: Finding a Leak



- Generate random instruction sequence
- Generate cache state
- Prime **microarchitectural state**
- Run sequence
- Collect **architectural state**
- Compare to reference state




EXFILSTATE: Identifying a Good Leak



- Repeat 5k times:




EXFILSTATE: Identifying a Good Leak



- Repeat 5k times:
 - Randomly pick discovered cache state




EXFILSTATE: Identifying a Good Leak



- Repeat 5k times:
 - Randomly pick discovered cache state
 - Prime **microarchitectural state**




EXFILSTATE: Identifying a Good Leak



- Repeat 5k times:
 - Randomly pick discovered cache state
 - Prime **microarchitectural state**
 - Run sequence




EXFILSTATE: Identifying a Good Leak



- Repeat 5k times:
 - Randomly pick discovered cache state
 - Prime **microarchitectural state**
 - Run sequence
 - Collect **architectural state**




EXFILSTATE: Identifying a Good Leak



- Repeat 5k times:
 - Randomly pick discovered cache state
 - Prime **microarchitectural state**
 - Run sequence
 - Collect **architectural state**
 - Compare to reference state




EXFILSTATE: Identifying a Good Leak



- Repeat 5k times:
 - Randomly pick discovered cache state
 - Prime **microarchitectural state**
 - Run sequence
 - Collect **architectural state**
 - Compare to reference state




EXFILSTATE: Identifying a Good Leak



- Repeat 5k times:
 - Randomly pick discovered cache state




EXFILSTATE: Identifying a Good Leak



- Repeat 5k times:
 - Randomly pick discovered cache state
 - Prime **microarchitectural state**




EXFILSTATE: Identifying a Good Leak



- Repeat 5k times:
 - Randomly pick discovered cache state
 - Prime **microarchitectural state**
 - Run sequence




EXFILSTATE: Identifying a Good Leak



- Repeat 5k times:
 - Randomly pick discovered cache state
 - Prime **microarchitectural state**
 - Run sequence
 - Collect **architectural state**




EXFILSTATE: Identifying a Good Leak



- Repeat 5k times:
 - Randomly pick discovered cache state
 - Prime **microarchitectural state**
 - Run sequence
 - Collect **architectural state**
 - Compare to reference state




EXFILSTATE: Identifying a Good Leak



- Repeat 5k times:
 - Randomly pick discovered cache state
 - Prime **microarchitectural state**
 - Run sequence
 - Collect **architectural state**
 - Compare to reference state




EXFILSTATE: Identifying a Good Leak



- Repeat 5k times:
 - Randomly pick discovered cache state
 - Prime **microarchitectural state**
 - Run sequence
 - Collect **architectural state**
 - Compare to reference state
- Compute F-score



EXFILSTATE: Identifying a Good Leak



- Repeat 5k times:
 - Randomly pick discovered cache state
 - Prime **microarchitectural state**
 - Run sequence
 - Collect **architectural state**
 - Compare to reference state
- Compute F-score
- If > 0.8 : **Found Leaking Sequence!**



EXFILSTATE: Fuzzing Campaign

- **160** ARM devices





EXFILSTATE: Fuzzing Campaign

- **160** ARM devices
- Phone farm run by Google with **136 unique models of Android phones**





EXFILSTATE: Fuzzing Campaign

- **160** ARM devices
- Phone farm run by Google with **136 unique models of Android phones**
- Microarchitectures available in **Google and AWS cloud**





EXFILSTATE: Fuzzing Campaign

- **160** ARM devices
- Phone farm run by Google with **136 unique models of Android phones**
- Microarchitectures available in **Google and AWS cloud**
- Laptops, SBCs, and Macs





EXFILSTATE: Fuzzing Campaign

- **160** ARM devices 
 - Phone farm run by Google with **136 unique models of Android phones**
 - Microarchitectures available in **Google and AWS cloud**
 - Laptops, SBCs, and Macs
- **37 unique microarchitectures**





EXFILSTATE: Results

Side Channel	Cortex-A53	Cortex-A55	Cortex-A510	Cortex-A520	Cortex-A72	Cortex-A73	Cortex-A75	Cortex-A76	Cortex-A77	Cortex-A78	Cortex-A710	Cortex-A715	Cortex-A720	Cortex-A725	Cortex-X1	Cortex-X2	Cortex-X3	Cortex-X4	Kryo	Falkor-V1/Kryo	Kryo-V2	Kryo-3XX-Gold	Kryo-3XX-Silver	Kryo-4XX-Gold	Kryo-4XX-Silver	Carmel	Kunpeng Pro	Oryon	Oryon V2 P-L	Oryon V2 P-M	Exynos M3	Neoverse-N1	Neoverse-V2	Firestorm-M1	Icestorm-M1	Avalanche-M2	Blizzard-M2	
LX+Sx	✓ ²	✓ ⁴	✓ ⁴	✓ ⁵	✓ ²	✓ ²	✓ ³	✓ ³				✓ ³	✓ ³	✓ ³						✓ ²	✓ ³	✓ ⁴	~ ⁴		✓ ⁴		✓ ³	✓ ³	✓ ³	✓ ⁴			✓ ⁴	✓ ⁵	✓ ⁴	~ ⁸		
STORE+RET	✓ ²	✓ ³	✓ ³	✓ ³		~ ²		✓ ²	✓ ³	✓ ²	✓ ³	✓ ³	✓ ³	✓ ²	✓ ³	✓ ³	✓ ³	✓ ³			✓ ²	~ ²	✓ ³	✓ ²	✓ ³	✓ ³	✓ ²	✓ ⁴	✓ ²	✓ ³	✓ ³	✓ ²	✓ ²	✓ ²	✓ ⁴	✓ ²	✓ ³	
SPLIT-STORE						✓ ²	✓ ²													✓ ²		✓ ²																
TRANSLATION-RACE						✓ ²	✓ ²													✓ ²		✓ ²																
POINTER-CHASE	✓ ³				✓ ²																																	
Affected	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✗	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓



EXFILSTATE: Results

Side Channel	Cortex-A53	Cortex-A55	Cortex-A510	Cortex-A520	Cortex-A72	Cortex-A73	Cortex-A75	Cortex-A76	Cortex-A77	Cortex-A78	Cortex-A710	Cortex-A715	Cortex-A720	Cortex-A725	Cortex-X1	Cortex-X2	Cortex-X3	Cortex-X4	Kryo	Falkor-V1/Kryo	Kryo-V2	Kryo-3XX-Gold	Kryo-3XX-Silver	Kryo-4XX-Gold	Kryo-4XX-Silver	Carmel	Kunpeng Pro	Oryon	Oryon V2 P-L	Oryon V2 P-M	Exynos M3	Neoverse-N1	Neoverse-V2	Firestorm-M1	Icestorm-M1	Avalanche-M2	Blizzard-M2	
Lx+Sx	✓ ²	✓ ⁴	✓ ⁴	✓ ⁵	✓ ²	✓ ²	✓ ³	✓ ³				✓ ³	✓ ³	✓ ³						✓ ²	✓ ³	✓ ⁴	~ ⁴		✓ ⁴		✓ ³	✓ ³	✓ ³	✓ ⁴			✓ ⁴	✓ ⁵	✓ ⁴	~ ⁸		
STORE+RET	✓ ²	✓ ³	✓ ³	✓ ³		~ ²		✓ ²	✓ ³	✓ ²	✓ ³	✓ ³	✓ ³	✓ ²	✓ ³	✓ ³	✓ ³	✓ ³			✓ ²	~ ²	✓ ³	✓ ²	✓ ³	✓ ³	✓ ²	✓ ⁴	✓ ²	✓ ³	✓ ³	✓ ²	✓ ²	✓ ²	✓ ⁴	✓ ²	✓ ³	
SPLIT-STORE						✓ ²	✓ ²													✓ ²		✓ ²																
TRANSLATION-RACE						✓ ²	✓ ²													✓ ²		✓ ²																
POINTER-CHASE	✓ ³				✓ ²																																	
Affected	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✗	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓



How do such sequences look like? — $Lx+Sx$

```
LDXR      x1, [victim]
```

```
STXR x0, x2, [victim]
```



How do such sequences look like? — Lx+Sx

```
LDXR      x1, [victim]  
STXR x0, x2, [victim]
```

- Load **victim**
- Mark as **exclusive access**



How do such sequences look like? — Lx+Sx

```
LDXR      x1, [victim]
```

```
STXR x0, x2, [victim]
```

- Load **victim**
- Mark as **exclusive access**
- Store to **victim**
- Check **exclusive access**
- **x0**=0: Success
- **x0**=1: Failure



How do such sequences look like? — Lx+Sx

```
LDXR      x1, [victim]
```

```
STXR x0, x2, [victim]
```

- Load **victim**
- Mark as **exclusive access**
- Store to **victim**
- Check **exclusive access**
- **x0**=0: Success
- **x0**=1: Failure

→ Used to implement locks



How do such sequences look like? — Lx+Sx

```
LDXR    x1, [victim]  
STXR    x0, x2, [victim]
```

- EXFILSTATE uncovers:
`victim` in cache $\iff$ `x0=0`



How do such sequences look like? — Lx+Sx

```
LDXR    x1, [victim]  
STXR    x0, x2, [victim]
```

- EXFILSTATE uncovers:
 victim in cache $\iff$ x0=0
- x0 architecturally leaks cache state



How do such sequences look like? — Lx+Sx

```
LDXR    x1, [victim]  
STXR    x0, x2, [victim]
```

- EXFILSTATE uncovers:
 victim in cache $\iff$ x0=0
- x0 architecturally leaks cache state
- **Problem:** victim needs to be writable



How to exploit? — Cache State Copier

LOAD x1, [x2]

BRANCH x1

MUL x4, x5, x5

ADD x2, x2, x3

LOAD x4, [x5]





How to exploit? — Cache State Copier

LOAD x1, [x2]

BRANCH x1 ↵

MUL x4, x5, x5

ADD x2, x2, x3


LOAD x4, [x5]

Triggers transient execution






How to exploit? — Cache State Copier






How to exploit? — Cache State Copier





How to exploit? — Cache State Copier





How to exploit? — Cache State Copier

LOAD x1, [x2]

BRANCH x1 ↙

LOAD x2, VICTIM

LOAD x4, [ATTACKER+x2]

Triggers transient execution





How to exploit? — Cache State Copier

LOAD x1, [x2]


BRANCH x1 ↩

LOAD x2, VICTIM

LOAD x4, [ATTACKER+x2]


Triggers transient execution

cache
hit






How to exploit? — Cache State Copier






How to exploit? — Cache State Copier






How to exploit? — Cache State Copier






How to exploit? — Cache State Copier






How to exploit? — Cache State Copier





How to exploit? — Cache State Copier





How to exploit? — Cache State Copier


LOAD x1, [x2]

BRANCH x1 ↙

LOAD x2, VICTIM

Triggers transient execution

LOAD x4, [ATTACKER+x2]





How to exploit? — Cache State Copier

LOAD x1, [x2]


BRANCH x1 ↩

LOAD x2, VICTIM

LOAD x4, [ATTACKER+x2]


Triggers transient execution

cache
miss






How to exploit? — Cache State Copier






How to exploit? — Cache State Copier






How to exploit? — Cache State Copier






How to exploit? — Cache State Copier







How to exploit? — Cache State Copier







How to exploit? — Cache State Copier





How to exploit? — Cache State Copier



attacker in cache $\iff$ victim in cache



Case Studies



AES T-table
key recovery,
99% (Ours) vs.
39% (Flush+Reload)



Case Studies



AES T-table
key recovery,
99% (Ours) vs.
39% (Flush+Reload)



Spectral attacks,
 11 kB s^{-1} ,
 $7\times$ faster than
previous



Case Studies



AES T-table
key recovery,
99% (Ours) vs.
39% (Flush+Reload)



Spectral attacks,
 11 kB s^{-1} ,
 $7\times$ faster than
previous




Explored defenses
based on oracles



Summary

- EXFILSTATE automatically discovers **timerless cache-state leakage oracles**

fabianthomas.de




s.roots.ec/exfilstate



Summary

- EXFILSTATE automatically discovers **timerless cache-state leakage oracles**
- Uses **F-score** for ranking

fabianthomas.de




s.roots.ec/exfilstate



Summary

- EXFILSTATE automatically discovers **timerless cache-state leakage oracles**
- Uses **F-score** for ranking
- Discovered **5 side channels** (2 widely available)

fabianthomas.de




s.roots.ec/exfilstate



Summary

- EXFILSTATE automatically discovers **timerless cache-state leakage oracles**
- Uses **F-score** for ranking
- Discovered **5 side channels** (2 widely available)
- Exploitation requires **cache state re-encoding**

fabianthomas.de




s.roots.ec/exfilstate



Summary

- EXFILSTATE automatically discovers **timerless cache-state leakage oracles**
- Uses **F-score** for ranking
- Discovered **5 side channels** (2 widely available)
- Exploitation requires **cache state re-encoding**
- **Try now** on your phone or Raspberry Pi!

fabianthomas.de



s.roots.ec/exfilstate

EXFILSTATE

*Automated Discovery of Timer-Free Cache
Side Channels on ARM CPUs*

Fabian Thomas



AES T-table




Figure 1: AES T-table cache-access pattern on an ARM64 Cortex-A72 with Lx+Sx (left) and Flush+Reload (right).


```
1      STTRH      w1, [x2]
2      LDAXRH      w2, [x1]
3      LDRSB      x0, [x3]
4      STLXRB  x0, w3, [x1]
```

Figure 2: Lx+Sx on Apple Avalanche. x1 is the victim cache line. x2 and x3 are unrelated cache lines. Instructions 1 and 3 are not needed on Cortex-A73.

Manufacturer	Models
Apple	Mac Mini (M1), Mac Mini (M2)
ASUS	ZenFone Max M1, ZenFone Max M2
AWS	EC2 M8g Graviton4
FriendlyELEC	NanoPi R6S
Fujitsu	Arrows Be3
Globalscale	MOCHABin
Google	Pixel Watch, Pixel Watch 2, Pixel, Pixel 2, Pixel 2 XL, Pixel 3, Pixel 4a, Pixel 5, Pixel 5a, Pixel 6, Pixel 6 Pro, Pixel 6a, Pixel 7, Pixel 7 Pro, Pixel 7a, Pixel 8, Pixel 8 Pro, Pixel 8a, Pixel 9, Pixel 9 Pro, Pixel 9 Pro Fold, Pixel 9 Pro XL, Pixel Fold, Pixel Tablet
Google Cloud	C4A Axion, T2A Ampere
Hardkernel	ODROID-N2+, Odroid-C4
HUAWEI	P20 Lite, Mate 9
Lenovo	Tab P11, Tab P12
LG	Velvet
Motorola	Moto G31, Moto G54 5G, Moto G30, Moto G 5G (2022), Moto G Play (2024), Razr 5G, Razr+ (2024), Moto Z Force
Nokia	C31
Nothing	Phone (1)
NVIDIA	Jetson Orin Nano
OnePlus	10T, 11, Nord CE 3 Lite, 7 Pro (US Version), 6T, Nord 2T, Nord 3, Ace 2V, 9 Pro
OPPO	A53, A79 5G, Find X3 Lite, Reno10 Pro+ 5G
OrangePi	Kunpeng Pro
Poco	X6 Pro, M6 Pro 5G, F3
Qualcomm	Dell XPS 13
Radxa	ROCK 3A, ROCK 5C
Raspberry Pi	4 Model B, 5
Realme	GT Neo 3T, GT Master Edition
Samsung	Galaxy S7 edge (Verizon), Galaxy Note 5 (Verizon), Galaxy Tab S3 (Verizon), Galaxy A02s, Galaxy A8, Galaxy A10, Galaxy A12, Galaxy A14 5G, Galaxy A14 5G, Galaxy A15, Galaxy A25 5G, Galaxy A35 5G, Galaxy A51, Galaxy A52s 5G, Galaxy A54 5G, Galaxy Z Flip 3 5G, Galaxy Z Flip 4, Galaxy Z Flip 5, Galaxy Z Fold 2 5G, Galaxy Z Fold 4, Galaxy Z Fold 5, Galaxy J7 Prime, Galaxy A51 5G, Galaxy S8, Galaxy S8+, Galaxy S9, Galaxy S9, Galaxy S9+, Galaxy S20 5G, Galaxy S21 5G, Galaxy S21+ 5G, Galaxy S21 Ultra 5G, Galaxy M11, Galaxy Note 9, Galaxy Note 9, Galaxy S23 FE, Galaxy S22 5G, Galaxy S22+ 5G, Galaxy S22 Ultra 5G, Galaxy S23+, Galaxy S23 Ultra, Galaxy S23 Ultra, Galaxy S24, Galaxy S24 Ultra, Galaxy S24 Ultra, Galaxy Tab A7 Lite LTE, Galaxy Tab A 10.1 (2016) Wi-Fi, Galaxy Tab S7 FE 5G, Galaxy Tab A8 Wi-Fi, Galaxy Tab A9 Wi-Fi, Galaxy Tab S9 FE+, Galaxy Tab S7 Wi-Fi, Galaxy Tab S8 Ultra Wi-Fi
Sharp	AQUOS sense2
Sony	Xperia XZ1 Compact, Xperia 10 V, Xperia 1 V, Xperia XZ, Xperia 10 II
Vivo	Y20s [C], Y31 (2021), Y73, X60, Y02s, Y95, Y12, Y15, U3x, Y17
Xiaomi	Mi 11i, Mi A2 Lite, Redmi Note 13 Pro+ 5G, Redmi Note 11 5G, Redmi Note 11 Pro, Redmi Note 12, Redmi Note 12 Pro+
Zebra	TC77

Microarchitecture	Lx+Sx			STORE+RET			SPLIT-STORE			TRANSLATION-RACE			POINTER-CHASE			Affected
Cortex-A53	0.00	100.00	✓ ²	0.00	100.00	✓ ²							0.00	99.42	✓ ³	✓
Cortex-A55	0.00	99.86	✓ ⁴	0.00	100.00	✓ ³										✓
Cortex-A510	19.63	86.31	✓ ⁴	1.27	98.27	✓ ³										✓
Cortex-A520	16.90	80.59	✓ ⁵	1.47	96.85	✓ ³										✓
Cortex-A72	0.00	100.00	✓ ²										0.00	99.94	✓ ²	✓
Cortex-A73	0.00	100.00	✓ ²	27.45	88.44	🌀 ²	0.00	99.70	✓ ²	0.40	98.71	✓ ²				✓
Cortex-A75	0.00	99.05	✓ ³				0.00	99.57	✓ ²	0.00	100.00	✓ ²				✓
Cortex-A76	7.04	92.90	✓ ³													✓
Cortex-A77				0.00	99.92	✓ ²										✓
Cortex-A78				0.00	99.81	✓ ³										✓
Cortex-A78				0.00	99.77	✓ ²										✓
Cortex-A710				0.00	100.00	✓ ³										✓
Cortex-A715	0.00	99.90	✓ ³	0.00	100.00	✓ ³										✓
Cortex-A720	0.00	94.46	✓ ³	0.00	99.74	✓ ³										✓
Cortex-A725	0.00	88.43	✓ ³	0.00	99.74	✓ ²										✓
Cortex-X1				0.00	99.89	✓ ³										✓
Cortex-X2				0.00	99.94	✓ ³										✓
Cortex-X3				0.20	99.44	✓ ³										✓
Cortex-X4				0.00	99.98	✓ ³										✓
Kryo																
Falkor-V1/Kryo	0.00	99.85	✓ ²				0.00	99.61	✓ ²	0.20	98.21	✓ ²				✓
Kryo-V2	0.20	99.83	✓ ³	0.00	99.36	✓ ²										✓
Kryo-3XX-Gold	0.10	99.00	✓ ⁴	35.45	98.43	🌀 ²	0.00	99.50	✓ ²	0.00	99.56	✓ ²				✓
Kryo-3XX-Silver	30.57	95.93	🌀 ⁴	1.27	95.55	✓ ³										✓
Kryo-4XX-Gold				0.00	99.93	✓ ²										✓
Kryo-4XX-Silver	1.96	98.92	✓ ⁴	0.98	98.41	✓ ³										✓
Carmel				4.59	97.46	✓ ³										✓
Kunpeng Pro				0.00	100.00	✓ ²										✓
Oryon	0.10	99.26	✓ ³	0.10	96.19	✓ ⁴										✓
Oryon V2 Phoenix L	0.49	83.42	✓ ³	0.00	98.81	✓ ²										✓
Oryon V2 Phoenix M	0.00	81.40	✓ ³	0.00	99.00	✓ ³										✓
Exynos M3	1.57	97.54	✓ ⁴	2.06	99.77	✓ ³										✓
Neoverse-N1				0.00	99.89	✓ ²										✓
Neoverse-V2				0.00	99.88	✓ ²										✓
Firestorm-M1	0.00	98.52	✓ ⁴	0.00	80.47	✓ ²										✓
Icestorm-M1	7.43	90.80	✓ ⁵	0.00	99.88	✓ ⁴										✓
Avalanche-M2	5.47	90.15	✓ ⁵	0.59	84.46	✓ ²										✓
Blizzard-M2	45.32	80.79	🌀 ⁸	5.28	93.27	✓ ³										✓



EXFILSTATE: 5 Side Channels Discovered

```
1 LDXR x1, [victim]
2 STXR w0, x2, [victim]
```

Figure 3: Lx+Sx: STXR (store exclusive) succeeds (status in w0) only if victim cached.

```
1 ; w0 enc 'MOV x3,#0', w1 'MOV x3,#1'
2 ; w2 enc 'BR =come_back_here'
3 STR w1, [victim]
4 STR w2, [victim, #4]
5 IC IVAC victim
6 STR w0, [victim]
7 RET victim
8 come_back_here:
```

Figure 4: STORE+RET: If victim cached, runs old code (x3=1), else runs new (x3=0).

```
1 LDRB x0, [victim]
2 STR x1, [victim]
```

Figure 5: SPLIT-STORE: First partial store completes, second faults → bytes stored left if cached.

```
1 LDR x0, [victim]
2 STR x0, [page-boundary-ptr]
```

Figure 6: TRANSLATION-RACE: Partial store succeeds before fault when victim cached.

```
1 LDR x0, [victim] ; [victim]=0x3fff
2 LDR x1, [x0]
```

Figure 7: POINTER-CHASE: Faults at 0x3fff (victim cached) vs. 0x4000 (victim uncached).



EXFILSTATE: 5 Side Channels Discovered

```
1 LDXR x1, [victim]
2 STXR w0, x2, [victim]
```

Figure 3: Lx+Sx: STXR (store exclusive) succeeds (status in w0) only if victim cached.

```
1 ; w0 enc 'MOV x3,#0', w1 'MOV x3,#1'
2 ; w2 enc 'BR =come_back_here'
3 STR w1, [victim]
4 STR w2, [victim, #4]
5 IC IVAC victim
6 STR w0, [victim]
7 RET victim
8 come_back_here:
```

Figure 4: STORE+RET: If victim cached, runs old code (x3=1), else runs new (x3=0).

```
1 LDRB x0, [victim]
2 STR x1, [victim]
```

Figure 5: SPLIT-STORE: First partial store completes, second faults → bytes stored left if cached.

```
1 LDR x0, [victim]
2 STR x0, [page-boundary-ptr]
```

Figure 6: TRANSLATION-RACE: Partial store succeeds before fault when victim cached.

```
1 LDR x0, [victim] ; [victim]=0x3fff
2 LDR x1, [x0]
```

Figure 7: POINTER-CHASE: Faults at 0x3fff (victim cached) vs. 0x4000 (victim uncached).